6303Y

aus Schachcomputer.info Wiki, der freien Schachcomputer-Wissensdatenbank
Version vom 25. Dezember 2020, 18:53 Uhr von Chessguru (Diskussion | Beiträge) (Die Seite wurde neu angelegt: „The 6303Y is a CMOS 8-bit single-chip microprocessing unit which contains a CPU compatible with the CMOS 8-bit microcomputer HD6301V, 256 bytes of RAM, 24 para…“)
(Unterschied) ← Nächstältere Version | Aktuelle Version (Unterschied) | Nächstjüngere Version → (Unterschied)
Zur Navigation springen Zur Suche springen

The 6303Y is a CMOS 8-bit single-chip microprocessing unit which contains a CPU compatible with the CMOS 8-bit microcomputer HD6301V, 256 bytes of RAM, 24 parallel I/O pins, Serial Communication Interface (SCI) and two timers.

FEATURES

  • Instruction Set Compatible with the HD6301V1
  • 256 Bytes of RAM
  • 24 Parallel I/O Pins
  • Parallel Handshake Interface (Port 61
  • Darlington Transistor Drive (Port 2, 6)
  • 16-Bit Programmable Timer
    • Input Capture Register x 1
    • Free Running Counter x 1
    • Output Compare Register x 2
  • 8-Bit Reloadable Timer
    • External Event Counter
    • Square Wave Generation
  • Serial Communication Interface (SCI)
    • Asynchronous Mode (8 Transmit Formats, Hardware Parity)
    • Clocked Synchronous Mode
  • Memory Ready
    • 3 Kinds of Memory Ready
  • Halt
  • Error Detection
    • (Address Error, Op-code Error)
  • Interrupt — External 3, Internat 7
  • Maximum 65k Bytes Address Space
  • Low Power Dissipation Mode
    • Sleep Mode
    • Standby Mode (Hardware Standby, Software Standby)
  • Minimum Instruction Execution Time — 0.5 μs (f = 2MHz)
  • Wide Range of Operation
    • Vcc= 3 to 5.5V
    • Vcc = 5V± 10%