Zum Inhalt springen

80C49C: Unterschied zwischen den Versionen

Adler36 (Diskussion | Beiträge)
aus Kategorie "CPU" in Kategorie "Prozessor" umgezogen
Keine Bearbeitungszusammenfassung
 
Zeile 1: Zeile 1:
'''Description'''
'''Description'''


The µPD80C39H, µPD80C49H, and µPD49H are single-chip, 8-bit microcomputers containing an 8-bit CPU, ROM {80C49H and 49H), RAM, 110 ports, and control circuitry. Through CMOS technology, the devices can retain data with low power consumption. In addition, the processor uses two standby modes (HALT and STOP) to further minimize power drain.
The PD80C39H, PD80C49H, and PD49H are single-chip, 8-bit microcomputers containing an 8-bit CPU, ROM {80C49H and 49H), RAM, 110 ports, and control circuitry. Through CMOS technology, the devices can retain data with low power consumption. In addition, the processor uses two standby modes (HALT and STOP) to further minimize power drain.


'''Features'''
'''Features'''
Zeile 7: Zeile 7:
* 1.25 µs instruction cycle time (12 MHz crystal)
* 1.25 µs instruction cycle time (12 MHz crystal)
* Addition, logic, and decimal adjust functions
* Addition, logic, and decimal adjust functions
* 2K x 8-bit ROM (µPD80C49H and µPD49H)
* 2K x 8-bit ROM (PD80C49H and PD49H)
* 128 x 8-bit RAM (can be expanded to 256 x 8 bits maximum)
* 128 x 8-bit RAM (can be expanded to 256 x 8 bits maximum)
* Standby function
* Standby function
Cookies helfen uns bei der Bereitstellung des Schachcomputer.info Wiki. Durch die Nutzung des Schachcomputer.info Wiki erklärst du dich damit einverstanden, dass wir Cookies speichern.