Hitachi HD6301Y0: Unterschied zwischen den Versionen
Keine Bearbeitungszusammenfassung |
Keine Bearbeitungszusammenfassung |
||
| Zeile 54: | Zeile 54: | ||
File:SciSys_Companion_III_MCU.jpg|[[SciSys Companion III]] | File:SciSys_Companion_III_MCU.jpg|[[SciSys Companion III]] | ||
File:SciSys_Leonardo_MCU.jpg|[[SciSys Leonardo]] | File:SciSys_Leonardo_MCU.jpg|[[SciSys Leonardo]] | ||
File:Monaco-CPU.jpg|[[Mephisto Monaco]] | |||
File:SuperEnterprise_CPU.jpg|[[CXG Super Enterprise]] | File:SuperEnterprise_CPU.jpg|[[CXG Super Enterprise]] | ||
</gallery> | </gallery> | ||
Version vom 25. Januar 2024, 20:24 Uhr
The HD6301Y0 is a CMOS 8-bit single-chip microcomputer unit which contains a CPU compatible with the CMOS 8-bit microcomputer HD6301V1, 16K bytes of ROM, 256 bytes of RAM, 53 parallel I/O pins, a Serial Communication Interface (SCI) and two timers.
Features:
- Instruction Set Compatible with the HD6301V1
- 16K Bytes of ROM
- 256 Bytes of RAM
- 53 Parallel I/O Pins (48 I/O Pins, 5 Output Pins)
- Parallel Handshake Interface (Port 6)
- Darlington Transistor Drive (Port 2, 6)
- 16-Bit Programmable Timer
- Input Capture Register x1
- Free Running Counter x1
- Output Compare Register x2
- 8-Bit Reloadable Timer
- External Event Counter
- Square Wave Generation
- Serial Communication Interface (SCI)
- Asynchronous Mode (8 Transmit Formats, Hardware Parity)
- Clocked Synchronous Mode
- Memory Ready
- 3 Kinds of Memory Ready
- Halt
- Error Detection (Address Trap, Op Code Trap)
- Interrupts: 3 External, 7 Internal
- Operation Mode:
- Mode 1: Expanded (Internal ROM Inhibited)
- Mode 2: Expanded (Internal ROM Valid)
- Mode 3: Single-chip Mode
- Maximum 65K Bytes Address Space
- Low Power Dissipation Mode:
- Sleep Mode
- Standby Mode (Hardware Standby, Software Standby)
- Wide Range of Operation
- Vcc=3 to 5.5V (f=0.1~0.5MHz)
- f=0.1 to 3.0MHz (Vcc=5V±10%)
- Type of Products:
| Type No. | Bus Timing |
|---|---|
| HD6301Y0 | 1 MHz |
| HD63A01Y0 | 1.5 MHz |
| HD63B01Y0 | 2 MHz |
| HD63C01Y0 | 3 MHz |
Photos:
