Hitachi HD6301X0

aus Schachcomputer.info Wiki, der freien Schachcomputer-Wissensdatenbank

The HD6301X0 is a CMOS single-chip microcomputer unit (MCU) which includes a CPU compatible with the HD6301V1, 4K bytes of ROM, 192 bytes of RAM, 53 parallel I/O pins, a Serial Communication Interface (SCI) and two timers on chip.

Features:

  • Instruction Set Compatible with the HD6301V1
  • Abundant On-Chip Functions:
    • 4K Byte ROM
    • 192 Bytes of RAM
    • 53 Parallel I/O Ports
    • 16-Bit Programmable Timer
    • 8-Bit Reloadable Timer
    • Serial Communication Interface
    • Memory Ready
    • Halt and Error-Detection (Address Trap, Op Code Trap)
  • Interrupts: 3 External, 7 Internal
  • Operation Mode:
    • Mode 1: Expanded (Internal ROM Inhibited)
    • Mode 2: Expanded (Internal ROM Valid)
    • Mode 3: Single-chip Mode
  • Low Power Dissipation Mode:
    • Sleep Mode
    • Standby Mode
  • Wide Range of Operation
    • Vcc=3 to 6V (f=0.1~0.5MHz)
    • f=0.1 to 2.0MHz (Vcc=5V±10%)
  • Type of Products:
Type No. Bus Timing
HD6301X0 1 MHz
HD63A01X0 1.5 MHz
HD63B01X0 2 MHz

Photos:

Computer